Verification Engineer, Nitro Team

Описание

Annapurna Labs, part of AWS, designs the silicon behind AWS infrastructure, including AWS Graviton processors and the AWS Nitro System. What you prove here runs in millions of servers worldwide. Formal verification is everywhere in our projects, with hundreds of formal environments, from small blocks with sophisticated data crunching or complex FSMs up to chip-fabric deadlock verification. As a Formal Verification Engineer, you'll own FV for blocks within a Graviton or Nitro subsystem, end to end from architecture to sign-off. You'll work with technical leads and serve as a mentor and knowledge source for other engineers.

Responsibilities

• Own formal verification of your blocks from architecture through sign-off
• Write the formal plan and define what must be proven
• Build formal environments covering FPV, sequential equivalence, connectivity, X-prop, security, and liveness
• Solve convergence problems with abstraction, invariants, and decomposition
• Report clearly what is proven, what is bounded, and what is still open
• Work with design teams to define verification intent and improve design quality
• Bring new techniques, including AI and agentic flows, into team flows

Requirements

• Bachelor's degree in Electrical Engineering or a related field
• Abstraction and complexity-reduction techniques
• Cover-based and semi-formal verification, and helper assertions
• Protocol knowledge: APB, AXI, CHI, networking related
• Experience or strong interest in applying AI to engineering work
• Experience mentoring other engineers

Nice to have

• Knowledge of the following programming languages: Perl/Bash/TCl/Python/
• Knowledge of PCIe, Processors, Ethernet, DDR
• Sound understanding and knowledge of object-oriented programming concepts
• Verilog/SystemVerilog/Specman

We offer

• A role where formal results drive sign-off decisions, and other teams plan around them
• Involvement from day one: FV engineers join at architecture, define what must be proven, and shape designs to be provable before RTL is written
• A real partnership with design: we define verification intent together
• A team where senior FV leaders work alongside early-career engineers who bring energy and fresh ideas