Описание

Own critical block, subsystem, and top-level SOC verification scope on wireless SOC projects
Architect and develop testbenches and verification environments using state-of-the-art, metric-driven verification methodologies
Define the verification plan; create, simulate, and debug test scenarios
Drive regression and coverage analysis to ensure high-quality DV
Collaborate with design and systems engineering teams to review requirements, specifications, and architecture — extracting features and defining DV attributes
Verify power intent using UPF within your area; low power is part of your scope wherever it shows up
Over time, you can grow deeper into the IPs and subsystems you know best, or broader — across IPs and up from block level to full SOC integration.
The team is also pushing hard on AI-assisted verification, and you'll help figure out where it fits best: test generation, debug, coverage closure, or all of the above.

BS in Electrical Engineering or Computer Engineering
Solid problem-solving and debugging skills with constrained-random verification
Understanding of digital logic design, SOC architecture, and microarchitecture
Self-motivated and dedicated, with proven creative thinking capabilities
Ability to handle multiple tasks and priorities work to meet deadlines
Hands-on experience across the verification cycle: test planning, testbench implementation, test creation and debug, and coverage closure
Strong SystemVerilog and Verilog skills, with solid working knowledge of UVM and DV methodologies
Great teammate with excellent communication skills and the desire to take on diverse challenges

Experience taking at least one ASIC/SOC from concept through tape-out
Experience with MAC or PHY verification
Experience verifying IP or top-level integration for a WiFi or Bluetooth SOC, or knowledge of wireless protocols
Verification experience with PCIe, bus fabric/NOC, or AHB/AXI-based architectures in a UVM environment
Experience with low-power verification, UPF, boot-up, power-cycling, and HW/FW interaction
Experience with SystemVerilog Assertions (SVA) and/or formal tools (e.g., JasperGold)
Experience defining coverage space and writing coverage models
Experience with embedded CPU verification; programming in C/C++ or assembly
Scripting in Python or Perl; interest in applying AI/ML to verification workflows

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, you help build a career where you feel like you belong.

Junior Wireless SoC Design Verification Engineer